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Riber and the French Centre
National de la Recherche
Scientifique (CNRS) have
opened a second Process
Technology Center (PTC) dedi-
cated to the development and
integration of new growth and
characterization processes
including (silicon-compatible)
GaN-based HEMTs, HFETs, LEDs
and blue laser diodes.
Following a first PTC focusing
on high-frequency phosphorus
based applications (CNRS-IEMN
Lille), this joint laboratory has
been established at the CNRS-
CRHEA facility in Valbonne.
Riber’s customers and prospec-
tive users are invited to visit the
lab and use, with the support of
CNRS and Riber's PhD scientists,
the recently installed Compact
21 GaN system, for growth of
specific test structures to evalu-
ate the equipment, or to target
specific device properties in
order to enhance and accelerate
their process knowledge.
CNRS and Riber open nitride 
technology center
Keithley Instruments Inc has
developed a packaged, ready-to-
run parametric test system.
Model S470 is optimised for the
production testing of 200mm
wafers at the 130nm CMOS
node and beyond.
S470 can take a wide range of
I-V and C-V measurements on
CMOS, bipolar, and GaAs ICs,
including automotive and tele-
com ICs and LCDs. It is based
on Keithley’s UNIX-based
Model S400 Series testers.
Application software is the lat-
est version of the Keithley Test
Environment (KTE v5.1), with a
test executive and operator
interface common to other
Model S400 and Model S600
Series testers. Model S470 is
available with options such as
RF testing at up to 40GHz,
adaptive test software that
automates first-level process
diagnostics, and SECS/GEM for
200mm factory automation.
Test for GaAs ICs
Tegal Corporation has been
granted US patents, No.
6,689,220 and No. 6,756,318,
for systems and methods that
enable nano layer deposition
(NLD) of conformal thin
films for barrier, copper seed
and high-k dielectric applica-
tions in advanced micro-
processor and memory
device production.
Described in the patents
are systems and methods
that enable nano layer dep-
osition with ultra-confor-
mality comparable to that
of atomic layer deposition
(ALD) and the throughput
of conventional chemical
vapour deposition (CVD)
systems. NLD, it is claimed,
allows semiconductor man-
ufacturers to choose from a
wide field of deposition
precursors for the applica-
tion of any thin film in use
today on the surface of a
wafer with atomic layer
precision. NLD technology
can also be used to con-
struct complex, compound
film structures, with a level
of control and conformality
that was previously unavail-
able or impractical.
Patent 6,689,220 covers a
system and process incorpo-
rating a pulsed plasma and
deposition technique appli-
cable to a variety of films,
such as Titanium Nitride,
Copper and several low-K
(dielectric constant) insulat-
ing films. The pulsing tech-
nique can also be used to
deposit a low-K material and
to “seal” it in-situ, in order to
preserve the film’s low-K
properties.
Patent 6,756,318 combines
system design, source design
and NLD technology to
enable a manufacturing
solution for next generation
semiconductor devices.The
patent describes a new heli-
cal ribbon electrode as a
plasma source for use in an
NLD system, and a multi-
chamber platform for per-
forming a wide variety of
processing steps such as
pre-clean, etch, NLD, densifi-
cation, etc.As a result, com-
plex films can be deposited
with complete conformality
and layer thicknesses can be
controlled to one monolayer
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